UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/796,111	03/10/2004	Dean A. Klein	M4065.0959/P959	2460
24998 DICKSTEIN SI	7590 09/03/200 HAPIRO LLP		EXAMINER	
1825 EYE STR			LUU, PHO M	
Washington, DO	20000-3403		ART UNIT PAPER NUMBER	
			2824	
			MAIL DATE	DELIVERY MODE
			09/03/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)	
	10/796,111	KLEIN, DEAN A.	
Office Action Summary	Examiner	Art Unit	
	PHO M. LUU	2824	
The MAILING DATE of this commu Period for Reply	nication appears on the cover sheet	with the correspondence address	
A SHORTENED STATUTORY PERIOD WHICHEVER IS LONGER, FROM THE I Extensions of time may be available under the provisior after SIX (6) MONTHS from the mailing date of this con If NO period for reply is specified above, the maximum Failure to reply within the set or extended period for rep Any reply received by the Office later than three months earned patent term adjustment. See 37 CFR 1.704(b).	MAILING DATE OF THIS COMMUN is of 37 CFR 1.136(a). In no event, however, may imunication. statutory period will apply and will expire SIX (6) Mily will, by statute, cause the application to become	NICATION. a reply be timely filed DNTHS from the mailing date of this communication ABANDONED (35 U.S.C. § 133).	
Status			
	ed on <u>Amendment filed 06/23/2008</u> 2b)⊠ This action is non-final. In for allowance except for formal matice under <i>Ex parte Quayle</i> , 1935 C	atters, prosecution as to the merits	is
Disposition of Claims			
4) ☐ Claim(s) <u>1-85</u> is/are pending in the 4a) Of the above claim(s) is/ 5) ☐ Claim(s) <u>12-61,69-73 and 81-85</u> is/ 6) ☐ Claim(s) <u>1-8,62-65 and 74-77</u> is/ard 7) ☐ Claim(s) <u>9-11,66-68 and 78-80</u> is/a 8) ☐ Claim(s) are subject to restr	are withdrawn from consideration. are allowed. e rejected. re objected to.		
Application Papers			
	004 is/are: a) \square accepted or b) \square cection to the drawing(s) be held in abey g the correction is required if the drawin	ance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 CFR 1.121	
Priority under 35 U.S.C. § 119			
2. Certified copies of the priority3. Copies of the certified copies	y documents have been received. y documents have been received in s of the priority documents have bee onal Bureau (PCT Rule 17.2(a)).	Application No en received in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (a) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	PTO-948) Paper N	v Summary (PTO-413) o(s)/Mail Date f Informal Patent Application 	



Application No.

Application/Control Number: 10/796,111 Page 2

Art Unit: 2824

DETAILED ACTION

Response to Amendment

- 1. Acknowledgment is made of applicant's Amendment, filed June 23, 2008. The changes and remarks disclosed therein were considered.
- 2. Claims 1-85 are pending in the application.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-8, 62-65 and 74-77 are rejected under 35 U.S.C. 102(b) as being anticipated by Saito et al. (Pub. No. US. 2001/0033511).

Regarding claims 1 and 3-4. Saito et al in Figures 15 and 19 discloses a memory refresh circuit (memory control part 44) comprising:

a control circuit (refresh control part 132, 134) for conducting a memory refresh operation (refresh control part 132 for controlling the refresh operation during memory access, column 8, paragraph 0106) for monitoring a memory device and indicating when the refresh operation is complete based on the monitoring of the memory device (refresh monitor part 136 for monitor the refresh 134 which is coupled to word line driver 50 of memory cell array 40). (column 8, paragraph 0106).

Art Unit: 2824

With respect to claim 2, Saito et al discloses that a refresh circuit (control part 44) includes a refresh counter (state switching 130).

Regarding claims 5 and 7-8. Saito et al discloses a memory device (Figure 15, 19) comprising:

a memory array (memory cell array 40) and

a control circuit (refresh control part 132, 134) for conducting a memory refresh operation (refresh control part 132 for controlling the refresh operation during memory access, column 8, paragraph 0106) for monitoring a memory device and indicating when the refresh operation is complete based on the monitoring of the memory device (refresh monitor part 136 for monitor the refresh 134 which is coupled to word line driver 50 of memory cell array 40). (column 8, paragraph 0106).

With respect to claim 6, Saito et al discloses that a refresh circuit (control part 44) includes a refresh counter (state switching 130).

Regarding claims 62 and 64-65. Saito et al discloses an integrated circuit comprising:

- a memory device (Figure 15, 19) comprising:
- a memory array (memory cell array 40) and
- a refresh circuit (refresh control part 132, 134) for conducting a memory refresh operation (refresh control part 132 for controlling the refresh operation during

memory access, column 8, paragraph 0106) for monitoring a memory device and indicating when the refresh operation is complete based on the monitoring of the memory device (refresh monitor part 136 for monitor the refresh 134 which is coupled to word line driver 50 of memory cell array 40). (column 8, paragraph 0106).

With respect to claim 63, Saito et al discloses that a refresh circuit (control part 44) includes a refresh counter (state switching 130).

Regarding claims 74 and 76-77. Hoehler discloses a processor system (memory system 200) comprising:

- a processor (inherence in semiconductor) and
- a memory array (memory cell array 40) and

a refresh circuit (refresh control part 132, 134) for conducting a memory refresh operation (refresh control part 132 for controlling the refresh operation during memory access, column 8, paragraph 0106) for monitoring a memory device and indicating when the refresh operation is complete based on the monitoring of the memory device (refresh monitor part 136 for monitor the refresh 134 which is coupled to word line driver 50 of memory cell array 40). (column 8, paragraph 0106).

With respect to claim 63, Saito et al discloses that a refresh circuit (control part 44) includes a refresh counter (state switching 130).

Application/Control Number: 10/796,111 Page 5

Art Unit: 2824

Allowable Subject Matter

5. Claims 9-11, 66-68 and 78-80 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

Regarding claims 9-11, 66-68 and 78-80, the prior art of record do not disclose or suggest the control logic circuit providing a first control signal to the refresh circuit and the refresh circuit providing a second control signal to the control logic (claim 9-11), the control logic circuit adapted to provide a first control signal to the refresh circuit, the refresh circuit provide a second control signal to the control logic circuit (claim 66-68), a control logic circuit for controlling an operation of the memory array and for providing a first control signal to the refresh circuit, the refresh circuit providing and a second control signal to the control logic circuit (claim 78-80).

6. Claims 12-61, 69-73 and 81-85 are allowed.

The following is an examiner's statement of reasons for allowance:

There is no teaching or suggestion in the prior art to: "a combining circuit for combining the refresh completed signals from the memory device to obtain a combined refresh complete signal" as claimed in the independent claims 12 and 24. Claims 13-23 and 25-34 are also allowed because of their dependency claims 12 and 24, respectively; or

Page 6

"a temperature integration circuit for incorporating temperature into a refresh operation" as claimed in the independent claims 35 and 42. Claims 36-41 and 43-44 are also allowed because of their dependency claims 35 and 42, respectively; or

"a refresh circuitry is adapted to initiate the refresh operation partially in response to the environmental condition sense by the sensor which is indicate when the refresh operation is complete" as claimed in the independent claims 45, 69 and 81.

Claims 46-49, 70-73 and 82-85 are also allowed because of their dependency claims 45, 69 and 81, respectively; or

"a refresh completed signal when the burst self-refresh operation has been completed" as claimed in the independent claim 50. Claims 51-60 are also allowed because of their dependency claim 50; or

"a refresh complete signal form each memory device in the subset when the memory device complete the refresh operation" as claimed in the independent claim 61.

Conclusion

7. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Pho M. Luu whose telephone number is 571.272.1876. The Examiner can normally be reached on M-F 8:00AM – 5:00PM.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's Supervisor, Richard Elms, can be reached on 571.272.1869. The official fax number for the organization where this application or proceeding is assigned is 571.273.8300 for all official communications.

Application/Control Number: 10/796,111 Page 7

Art Unit: 2824

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Pho M Luu/ Primary Examiner, Art Unit 2824 August 20, 2008.